Freescale Semiconductor /MK20D5 /SIM /SCGC5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCGC5

31282724232019161512118743000000000000000000000000000000000000000000 (0)LPTIMER0 (0)TSI0 (0)PORTA0 (0)PORTB0 (0)PORTC0 (0)PORTD0 (0)PORTE

TSI=0, PORTD=0, PORTA=0, PORTE=0, LPTIMER=0, PORTC=0, PORTB=0

Description

System Clock Gating Control Register 5

Fields

LPTIMER

Low Power Timer Access Control

0 (0): Access disabled

1 (1): Access enabled

TSI

TSI Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

PORTA

Port A Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

PORTB

Port B Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

PORTC

Port C Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

PORTD

Port D Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

PORTE

Port E Clock Gate Control

0 (0): Clock disabled

1 (1): Clock enabled

Links

() ()